protel 99se中pcb进行铺铜之后进行DRC检测后有错误,一、DRC报告如下：PCB File :Documents\PCB1.PCBDate :22-Mar-2011Time :11:08:35Processing Rule :Clearance Constraint (Gap=10mil) (On the board ),(On the board )Violation between Arc (

来源：学生作业帮助网 编辑：作业帮 时间：2024/08/05 16:35:06
xWmOV+R%*vb'FIlEڧIӵ}C: u( d+F[:hau)-tiav-)_&Y{9>OR9D6(QӬVNg<7 -{[Ztk4"NwiV 54yvrfzO 5EruXdM7r#òW1(M$CR j#d4Lː ݲM65>0,SP%0lciVNIОPΛ25I`R6koJBKzDrcDI>BR\&t% i& xL<#Wx .ń>). :#$SgپgT})mTx-'剻l|=wLSvd'ԂgY*z*G.Bgq,jԏȴG2)^&l{I}KP@E \P^më{򍮖);m?p;)_wZHN/r;yerro"5E/Rm=)OC$v()ݹGH,;i|wߚ'NE- bhV