请问如下程序是Verilog 还是VHDL语言写的.PARAMETERS(WIDTH = 4,DEPTH = 0);SUBDESIGN altshift(data[(WIDTH - 1)..0] :INPUT;clock :INPUT = GND;aclr :INPUT = GND;clken :INPUT = VCC;result[(WIDTH - 1) ..0] :OUTPUT;)VARIABLEIF DEPTH > 0 GENERATEp
来源:学生作业帮助网 编辑:作业帮 时间:2024/07/16 20:06:49
![请问如下程序是Verilog 还是VHDL语言写的.PARAMETERS(WIDTH = 4,DEPTH = 0);SUBDESIGN altshift(data[(WIDTH - 1)..0] :INPUT;clock :INPUT = GND;aclr :INPUT = GND;clken :INPUT = VCC;result[(WIDTH - 1) ..0] :OUTPUT;)VARIABLEIF DEPTH > 0 GENERATEp](/uploads/image/z/10994345-17-5.jpg?t=%E8%AF%B7%E9%97%AE%E5%A6%82%E4%B8%8B%E7%A8%8B%E5%BA%8F%E6%98%AFVerilog+%E8%BF%98%E6%98%AFVHDL%E8%AF%AD%E8%A8%80%E5%86%99%E7%9A%84.PARAMETERS%28WIDTH+%3D+4%2CDEPTH+%3D+0%29%3BSUBDESIGN+altshift%28data%5B%28WIDTH+-+1%29..0%5D+%3AINPUT%3Bclock+%3AINPUT+%3D+GND%3Baclr+%3AINPUT+%3D+GND%3Bclken+%3AINPUT+%3D+VCC%3Bresult%5B%28WIDTH+-+1%29+..0%5D+%3AOUTPUT%3B%29VARIABLEIF+DEPTH+%3E+0+GENERATEp)
请问如下程序是Verilog 还是VHDL语言写的.PARAMETERS(WIDTH = 4,DEPTH = 0);SUBDESIGN altshift(data[(WIDTH - 1)..0] :INPUT;clock :INPUT = GND;aclr :INPUT = GND;clken :INPUT = VCC;result[(WIDTH - 1) ..0] :OUTPUT;)VARIABLEIF DEPTH > 0 GENERATEp
请问如下程序是Verilog 还是VHDL语言写的.
PARAMETERS
(
WIDTH = 4,
DEPTH = 0
);
SUBDESIGN altshift
(
data[(WIDTH - 1)..0] :INPUT;
clock :INPUT = GND;
aclr :INPUT = GND;
clken :INPUT = VCC;
result[(WIDTH - 1) ..0] :OUTPUT;
)
VARIABLE
IF DEPTH > 0 GENERATE
points[(DEPTH - 1)..0][(WIDTH - 1)..0] :DFFE;
END GENERATE;
BEGIN
IF DEPTH == 0 GENERATE
result[] = data[];
ELSE GENERATE
points[][].clk = clock;
points[][].clrn = aclr;
IF USED(clken) GENERATE
points[][].ena = clken;
END GENERATE;
points[0][].d = data[];
IF DEPTH > 1 GENERATE
FOR row IN 1 TO DEPTH - 1 GENERATE
points[row][].d = points[row - 1][].q;
END GENERATE;
END GENERATE;
result[] = points[DEPTH - 1][].q;
END GENERATE;
IF USED(result) GENERATE
result[] = GND;
END GENERATE;
END;
请问如下程序是Verilog 还是VHDL语言写的.PARAMETERS(WIDTH = 4,DEPTH = 0);SUBDESIGN altshift(data[(WIDTH - 1)..0] :INPUT;clock :INPUT = GND;aclr :INPUT = GND;clken :INPUT = VCC;result[(WIDTH - 1) ..0] :OUTPUT;)VARIABLEIF DEPTH > 0 GENERATEp
AHDL写的...