verilog HDL module traffic_lights/(on,off,red_tics,amber_tics,green_tics,clock,red,amber,green)/;\x05/input on,off,red_tics,amber_tics,green_tics;\x05output clock,red,amber,green;\x05wire red_tics,amber_tics,green_tics;/\x05reg clock,red,amber,gr

来源：学生作业帮助网编辑：作业帮时间：2024/07/11 12:52:44

$verilog HDL module traffic_lights/*(on,off,red_tics,amber_tics,green_tics,clock,red,amber,green)*/;\x05/*input on,off,red_tics,amber_tics,green_tics;\x05output clock,red,amber,green;\x05wire red_tics,amber_tics,green_tics;*/\x05reg clock,red,amber,gr$

x��T[O�`�+Ma[��x��5�ۺ�0ڥ-�wCN�M�!D,Y�L��኿��}��JQ��d]߷��>�{j��cbF��YB�l�KO��sY��O �,)��)�KK$3�bE�̉,��f:/��m(�L<}I�GB_��;I�aVF��0ǉ,��P1E6磓L�O��?��F8a��ú[K�_<�FdfX�a�t�LSN�t|�r�B�)�At��u8��9&��M��CX�9��c^I��bs�xv��@WA��C ��V��N� Ø��_B�� ;|�0W(�gn'3�4�C�j?�A��w�I�;w��F�ެ�I��q�E)�N��&nC�^ĝ�#گ5��~K��uE��މ��VqטW��S�v��8D/�1�]��Qk� ks�Z3��^,k�J6 ��H�7��9|�Z�E5>*�rDBa( *�8k[+k�ʆ�h�>��R�?�e�~H��3G宦.[��(��w��[�ow��p2R�L��Ա�6 ��V��@��쀭e�1U�r<��o/�/��3�ցs�Բ�iB��T�Z!�ۍ��l�a�7Ԇ��8=�7 *�S�j+� ��^�g��*��4q 4RQ��A�Db4=hEq<W�Z� �%�9��l�$`(�p�UH�p<6 o�� |�kv�ђוx,��pS��O��U8

verilog HDL module traffic_lights/*(on,off,red_tics,amber_tics,green_tics,clock,red,amber,green)*/;\x05/*input on,off,red_tics,amber_tics,green_tics;\x05output clock,red,amber,green;\x05wire red_tics,amber_tics,green_tics;*/\x05reg clock,red,amber,gr
verilog HDL
module traffic_lights/*(on,off,red_tics,amber_tics,green_tics,clock,red,amber,green)*/;
\x05/*input on,off,red_tics,amber_tics,green_tics;
\x05output clock,red,amber,green;
\x05wire red_tics,amber_tics,green_tics;*/
\x05reg clock,red,amber,green;
\x05parameter on=1,off=0,red_tics=350,amber_tics=30,green_tics=200;
\x05initial red=off;
\x05initial amber=off;
\x05initial green=off;
\x05
\x05always
\x05begin
\x05\x05red=on;
\x05\x05light(red,red_tics);
\x05\x05green=on;
\x05\x05light(green,green_tics);
\x05\x05amber=on;
\x05\x05light(amber,amber_tics);
\x05end
\x05
\x05task light;
\x05\x05output color;
\x05\x05input [31:0] tics;
\x05begin
\x05\x05repeat(tics)@(posedge clock)
\x05\x05\x05color=off;
\x05end
\x05endtask
\x05
\x05
\x05always
\x05\x05begin
\x05\x05
\x05\x05#100 clock=0;
\x05\x05#100 clock=1;
\x05\x05end
\x05\x05
endmodule
以上是一个红绿黄交通灯行为模块,
我现在想调用这个模块应该怎么调用啊,怎么确定他的输入输出端口,我想像我注释里面那样综合成原理图,可是出现了错误,本人verilog HDL新手.