vhdl VHDL error at dt.vhd(25):can't determine definition of operator ""="" -- found 0 possible delibrary ieee;use ieee.std_logic_1164.all;use ieee.std_logic_unsigned.all;entity dt isport(clk,ope,close:in std_logic;up1,up2,down2,down3:in std_logic;sto
来源:学生作业帮助网 编辑:作业帮 时间:2024/07/28 22:25:16
![vhdl VHDL error at dt.vhd(25):can't determine definition of operator](/uploads/image/z/12881155-67-5.jpg?t=vhdl+VHDL+error+at+dt.vhd%2825%29%3Acan%27t+determine+definition+of+operator+%22%22%3D%22%22+--+found+0+possible+delibrary+ieee%3Buse+ieee.std_logic_1164.all%3Buse+ieee.std_logic_unsigned.all%3Bentity+dt+isport%28clk%2Cope%2Cclose%3Ain+std_logic%3Bup1%2Cup2%2Cdown2%2Cdown3%3Ain+std_logic%3Bsto)
vhdl VHDL error at dt.vhd(25):can't determine definition of operator ""="" -- found 0 possible delibrary ieee;use ieee.std_logic_1164.all;use ieee.std_logic_unsigned.all;entity dt isport(clk,ope,close:in std_logic;up1,up2,down2,down3:in std_logic;sto
vhdl VHDL error at dt.vhd(25):can't determine definition of operator ""="" -- found 0 possible de
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity dt is
port(clk,ope,close:in std_logic;
up1,up2,down2,down3:in std_logic;
stop1,stop2,stop3:in std_logic;
y:out std_logic_vector(7 downto 0));
end dt;
architecture one of dt is
type zt is(wait1,wait2,wait3,stop,open1,open2,open3,open4);
signal up11,up22,down22,down33,stop11,stop22,stop33,ope1,close1:std_logic;
signal lt,st:zt:= wait1;
begin
process(up1,up2,down2,down3,up1,up2,down2,down3,ope,close)
begin
up11
vhdl VHDL error at dt.vhd(25):can't determine definition of operator ""="" -- found 0 possible delibrary ieee;use ieee.std_logic_1164.all;use ieee.std_logic_unsigned.all;entity dt isport(clk,ope,close:in std_logic;up1,up2,down2,down3:in std_logic;sto
你在不同的进程中,对同一个信号(例如stop11、stop22、stop33等)进行赋值,这是VHDL所不允许的;而且在同一个进程中,也不允许对同一个信号多次赋值(例如第二个进程中的stop22).