英语翻译The VLIW architecture defines a 64-bit instruction bundle.Instructions that are common for computation can be encoded into a three-instruction bundle that issues into scalar execution pipelines.For computationally-intense applications,the
来源:学生作业帮助网 编辑:作业帮 时间:2024/11/23 21:12:20
英语翻译The VLIW architecture defines a 64-bit instruction bundle.Instructions that are common for computation can be encoded into a three-instruction bundle that issues into scalar execution pipelines.For computationally-intense applications,the
英语翻译
The VLIW architecture defines a 64-bit instruction bundle.Instructions that are common for computation can be encoded into a three-instruction bundle that issues into scalar execution pipelines.
For computationally-intense applications,the Tilera compiler generates tight three-instruction per bundle sequences and loops to maximize compute resources and minimize the instruction-stream footprint.
英语翻译The VLIW architecture defines a 64-bit instruction bundle.Instructions that are common for computation can be encoded into a three-instruction bundle that issues into scalar execution pipelines.For computationally-intense applications,the
instruction bundle
指令字符串(或译为:一套指令)